View FAN4800A_2092605.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

april 2009 ? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 1 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination FAN4800A/c, fan4801/1s/2/2l pfc/pwm controller combination features ? pin-to-pin compatible with ml4800 and fan4800 and cm6800 and cm6800a ? pwm configurable for current-mode or feed-forward voltage-mode operation ? internally synchronized leading-edge pfc and trailing-edge pwm in one ic ? low operating current ? innovative switching-charge multiplier divider ? average-current-mode for input-current shaping ? pfc over-voltage and under-voltage protections ? pfc feedback open-loop protection ? peak current limiting for pfc ? cycle-by-cycle current limiting for pwm ? power-on sequence control and soft-start ? brownout protection ? interleaved pfc/pwm switching ? fan4801/1s/2/2l improve efficiency at light load ? f rtct =4?f pfc =4?f pwm for FAN4800A and fan4801/1s ? f rtct =4?f pfc =2?f pwm for fan4800c and fan4802/2l applications ? desktop pc power supply ? internet server power supply ? lcd tv, monitor power supply ? ups ? battery charger ? dc motor power supply ? monitor power supply ? telecom system power supply ? distributed power description the highly integrated FAN4800A/c and fan4801/1s/2/2l are specially designed for power supplies that consist of boost pfc and pwm. they require very few external components to achieve versatile protections / compensation. they are available in 16-pin dip and sop packages. the pwm can be used in either current or voltage mode. in voltage mode, feed-forward from the pfc output bus can reduce the secondary output ripple. compared with older productions, ml4800 and fan4800, FAN4800A/c and fan4801/1s/2/2l have lower operation current that save power consumption in external devices. FAN4800A/c and fan4801/1s/2/2l have accurate 49.9% maximum duty of pwm that makes the hold-up time longer. specifically, the brownout protection and pfc so ft-start functions are not in ml4800 and fan4800. to start evaluating FAN4800A/c, fan4801/1s/2/2l for replacing existing fan4800 and ml4800 boards, five things must be done before the fine-tuning procedure: 1. change r ac resister from the old value to a higher resister: between 6m to 8m . 2. change rt/ct pin from the existing values to r t =6.8k and c t =1000pf to have f pfc =64khz, f pwm =64khz. 3. vrms pin needs to be 1.224v at v in =85 v ac for universal input application from line input from 85v ac to 270 v ac . both poles for the v rms of fan4801/1s/2/2l don?t need to substantially slower than fan4800; about 5 to 10 times. 4. at full load, the average v ea needs to ~4.5v and the ripple on the v ea needs to be less than 400mv. 5. soft-start pin, the soft-start current has been reduced to half from the fan4800 capacitor. related resources complete design instructions are detailed in application note an-6078sc (available in chinese only).
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 2 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination ordering information part number operating temperature range eco status package packing method FAN4800Any -40c to +105c green 16-pi n dual in-line package (dip) tube fan4800cny -40c to +105c green 16-pin dual in-line package (dip) tube FAN4800Amy -40c to +105c green 16-pin sm all out-line package (sop) tape and reel fan4800cmy -40c to +105c green 16-pin sm all out-line package (sop) tape and reel fan4801ny -40c to +105c green 16-pin dual in-line package (dip) tube fan4801sny -40c to +105c green 16-pi n dual in-line package (dip) tube fan4802ny -40c to +105c green 16-pin dual in-line package (dip) tube fan4802lny -40c to +105c green 16-pin dual in-line package (dip) tube fan4801my -40c to +105c green 16-pin sma ll out-line package (sop) tape and reel fan4801smy -40c to +105c green 16-pin sm all out-line package (sop) tape and reel fan4802my -40c to +105c green 16-pin sma ll out-line package (sop) tape and reel fan4802lmy -40c to +105c green 16-pin sma ll out-line package (sop) tape and reel for fairchild?s definition of ?green? eco status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html . part number pfc:pwm frequency ratio brown out / in range in / out FAN4800Any 1:1 1.05v / 1.9v na FAN4800Amy 1:1 1.05v / 1.9v na fan4800cny 1:2 1.05v / 1.9v na fan4800cmy 1:2 1.05v / 1.9v na fan4801ny 1:1 1.05v / 1.9v 1.95v / 2.45v fan4801sny 1:1 1.05v / 1.9v 2.8v / 3.35v fan4802ny 1:2 1.05v / 1.9v 1.95v / 2.45v fan4802lny 1:2 0.9v / 1.65v 1.95v / 2.45v fan4801my 1:1 1.05v / 1.9v 1.95v / 2.45v fan4801smy 1:1 1.05v / 1.9v 2.8v / 3.35v fan4802my 1:2 1.05v / 1.9v 1.95v / 2.45v fan4802lmy 1:2 0.9v / 1.65v 1.95v / 2.45v
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 3 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination application diagram iea ramp rt/ct fbpwm ss vrms isense iac ilimit gnd opwm opfc vdd vref fbpfc vea FAN4800A/c fan4801/1s/2/2l vdd vref secondary figure 1. typical application current mode
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 4 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination application diagram iea ramp rt/ct fbpwm ss vrms isense iac ilimit gnd opwm opfc vdd vref fbpfc vea FAN4800A/c fan4801/1s/2/2l vdd vref secondary vref figure 2. typical application voltage mode
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 5 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination block diagram figure 3. FAN4800A/c function block diagram figure 4. fan4801/1s/2/2l function block diagram
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 6 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination marking information figure 5. top mark f ? fairchild logo z ? plant code x ? 1-digit year code y ? 1-digit week code tt ? 2-digit die run code t ? package type (n:dip, m:sop) p ? y: green package m ? manufacture flow code
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 7 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination pin configuration figure 6. pin configuration (top view ) pin definitions pin # name description 1 iea output of pfc current amplifier . the signal from this pin is compared with an internal sawtooth to determine the pulse width for pfc gate drive. 2 iac input ac current . for normal operation, this input provides current reference for the multiplier. the suggested maximum iac is 100a. 3 isense pfc current sense . the non-inverting input of the pfc current amplifier and the output of multiplier and pfc ilimit comparator. 4 vrms line-voltage detection . line voltage detection. the pin is used for pfc multiplier. 5 ss pwm soft-start . during startup, the ss pin charges an external capacitor with a 10a constant current source. the voltage on fbpwm is clamped by ss during startup. in the event of a protection condition occurring and/or pwm disabled, the ss pin is quickly discharged. 6 fbpwm pwm feedback input . the control input for voltage-loop feedback of pwm stage. 7 rt/ct oscillator rc timing connection . oscillator timing node; timing set by r t and c t . 8 ramp pwm ramp input . in current mode, this pin functions as the current sense input; when in voltage mode, it is the feed forward sense i nput from pfc output 380v (feedforward ramp). 9 ilimit peak current limit setting for pwm . the peak current limits setting for pwm. 10 gnd ground . 11 opwm pwm gate drive . the totem-pole output drive for pwm mosfet. this pin is internally clamped under 15v to protect the mosfet. 12 opfc pfc gate drive . the totem pole output drive for pwm mosfet. this pin is internally clamped under 15v to protect the mosfet. 13 vdd supply . the power supply pin. the threshold voltages for startup and turn-off are 11v and 9.3v, respectively. the operating current is lower than 10ma. 14 vref reference voltage . buffered output for the internal 7.5v reference. 15 fbpfc voltage feedback input for pfc . the feedback input for pfc voltage loop. the inverting input of pfc error amplifier. this pin is connec ted to the pfc output through a divider network. 16 vea output of pfc voltage amplifier . the error amplifier output for pfc voltage feedback loop. a compensation network is c onnected between this pin and ground.
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 8 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination absolute maximum ratings stresses exceeding the absolute maximum ratings may dam age the device. the device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. in addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. the absolute maximum ratings are stress ratings only. symbol parameter min. max. unit v dd dc supply voltage 30 v v h ss, fbpwm, ramp, opwm, opfc -0.3 30.0 v v l iac, vrms, rt/ct, ilimit, fbpfc, vea -0.3 7.0 v v vref vref 7.5 v v iea iea 0 v vref +0.3 v v n isense -5.0 0.7 v i ac input ac current 1 ma i ref v ref output current 5 ma i pfc-out peak pfc out current, source or sink 0.5 a i pwm-out peak pwm out current, source or sink 0.5 a p d power dissipation t a < 50c 800 mw dip 80.80 c/w r j-a thermal resistance (junction-to-air) sop 104.10 c/w t j operating junction temperature -40 +125 c t stg storage temperature range -55 +150 c t l lead temperature(soldering) +260 c human body model, jesd22-a114 4.5 kv esd electrostatic discharge capability charged device model, jesd22-c101 1000 v notes: 1. all voltage values, except differential voltage, are given with respect to gnd pin. 2. stresses beyond those listed under ?absolute maximum ratings ?may cause perm anent damage to the device. recommended operating conditions the recommended operating conditions table defines the conditions for actual device operation. recommended operating conditions are specified to ens ure optimal performance to the datasheet specifications. fairchild does not recommend exceeding them or designing to absolute maximum ratings. symbol parameter min. typ. max. unit t a operating ambient temperature -40 +105 c
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 9 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination electrical characteristics v dd =15v, t a =25c, r t =6.8k ? , c t =1000pf unless noted operating specifications. symbol parameter conditions min. typ. max. units vdd section i dd st startup current v dd =v th-on -0.1v; opfc opwm open 30 80 a i dd-op operating current v dd =13v; opfc opwm open 2.0 2.6 5.0 ma v th-on turn-on threshold voltage 10 11 12 v v th hysteresis 1.5 1.9 v v dd-ovp v dd ovp 27 28 29 v v dd-ovp v dd ovp hysteresis 1 v oscillator f osc-rt/ct rt/ct frequency r t =6.8k ? , c t =1000pf 240 256 268 khz pfc & pwm frequency 60 64 67 f osc fan4800c,fan4802/02l pwm frequency r t =6.8k ? , c t =1000pf 120 128 134 khz f dv voltage stability 11v Q v dd Q 22v 2 % f dt temperature stability -40c ~ +105c 2 % f tv total variation (pfc & pwm) (3) line, temperature 58 70 khz f rv ramp voltage (3) valley to peak 2.8 v i discharge discharge current v ramp =0v, v rt/ct =2.5v 6.5 15 ma f range frequency range (3) 50 75 khz t pfcd pfc dead time r t =6.8k ? , c t =1000pf 400 600 800 ns vref v vref reference voltage i ref =0ma, c ref =0.1f 7.4 7.5 7.6 v v vref1 load regulation of reference voltage c ref =0.1f, i ref =0ma to 3.5ma v vdd =14v, rise/fall time > 20s 30 50 mv v vref2 line regulation of reference voltage c ref =0.1f, v vdd =11v to 22v 25 mv v vref-dt (3) temperature stability -40c ~ +105c 0.4 0.5 % v vref-tv (3) total variation line, load, temp 7.35 7.65 v v vref-ls (3) long-term stability t j =125c, 0 ~ 1000hrs 5 25 mv i ref-max . maximum current v vref > 7.35v 5 ma i os (3) output short circuit 25 ma pfc ovp comparator v pfc-ovp over-voltage protection 2.70 2.75 2.80 v v pfc-ovp pfc ovp hysteresis 200 250 300 mv low-power detect comparator v eaoff vea voltage off opfc 0.2 0.3 0.4 v v in ok comparator v rd-fbpfc voltage level on fbpfc to enable opwm during startup 2.3 2.4 2.5 v v rd-fbpfc hysteresis 1.15 1.25 1.35 v
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 10 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination electrical characteristics (continued) v dd =15v, t a =25c, r t =6.8k ? , c t =1000pf unless noted operating specifications. symbol parameter conditions min. typ. max. units voltage error amplifier fbpfc input voltage range (3) 0 6 v v ref reference voltage at t=25c 2.45 2.50 2.55 v a v open-loop gain (3) 35 42 db gm v transconductance v noninv =v inv , v vea =3.75v at t=25c 50 70 90 mho i fbpfc-l maximum source current v fbpfc =2v, v vea =1.5v 40 50 a i fbpfc-h maximum sink current v fbpfc =3v, v vea =6v -50 -40 a i bs input bias current -1 1 a v vea-h output high voltage on vvea 5.8 6.0 v v vea-l output low voltage on vvea 0.1 0.4 v current error amplifier v isense input voltage range (isense pin) (3) -1.5 0.7 v gm i transconductance v noninv =v inv , v iea =3.75v 78 88 100 mho v offset input offset voltage v vea =0v, iac open -10 10 mv v iea-h output high voltage 6.8 7.4 8.0 v v iea-l output low voltage 0.1 0.4 v i l source current v isense =-0.6v, v iea =1.5v 35 50 a i h sink current v isense =+0.6v, v iea =4.0v -50 -35 a a i open-loop gain (3) 40 50 db tri-fault detect t fbpfc_open time to fbpfc open (3) v fbpfc =v pfc-uvp to fbpfc open, 470pf from fbpfc to gnd 2 4 ms v pfc-uvp pfc feedback under- voltage protection 0.4 0.5 0.6 v gain modulator i ac input for ac current (3) multiplier linear range 0 100 a i ac =17.67a, v rms =1.080v v fbpfc =2.25v, at t=25c 7.50 9.00 10.50 i ac =20a, v rms =1.224v v fbpfc =2.25v, at t=25c 6.30 7.00 7.70 i ac =25.69a, v rms =1.585v v fbpfc =2.25v, at t=25c 3.80 4.20 4.60 i ac =51.62a, v rms =3.169v v fbpfc =2.25v, at t=25c 0.95 1.05 1.16 gain gain modulator (4) i ac =62.23a, v rms =3.803v v fbpfc =2.25v, at t=25c 0.66 0.73 0.80 bw bandwidth (3) i ac =40a 2 khz v o(gm) output voltage=5.7k ? (i sense -i offset ) (3) i ac =20a, v rms =1.224v v fbpfc =2.25v, at t=25c 0.74 0.82 0.90 v
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 11 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination electrical characteristics (continued) v dd =15v, t a =25c, r t =6.8k ? , c t =1000pf unless noted operating specifications. symbol parameter conditions min. typ. max. units pfc ilimit comparator v pfc-ilimit peak current limit threshold voltage, cycle-by-cycle limit -1.25 -1.15 -1.05 v v pk pfc ilimit-gain modulator output i ac =17.67a, v rms =1.08v v fbpfc =2.25v, at t=25c 200 mv pfc output driver v gate-clamp gate output clamping voltage v dd =22v 13 15 17 v v gate-l gate low voltage v dd =15v; i o =100ma 1.5 v v gate-h gate high voltage v dd =13v; i o =100ma 8 v t r gate rising time v dd =15v; c l =4.7nf; o/p=2v to 9v 40 70 120 ns t f gate falling time v dd =15v; c l =4.7nf; o/p=9v to 2v 40 60 110 ns d pfc-max maximum duty cycle v iea <1.2v 94 97 % d pfc-min minimum duty cycle v iea >4.5v 0 % brown out FAN4800A/c, fan4801/1s/2 1.00 1.05 1.10 v v rms-uvp v rms threshold low fan4802l 0.85 0.90 0.95 v FAN4800A/c, fan4801/1s/2 1.85 1.90 1.95 v v rms-uvp v rms threshold high fan4802l 1.60 1.65 1.70 v FAN4800A/c, fan4801/1s/2 750 850 950 mv v rms-uvp hysteresis fan4802l 650 750 850 mv t uvp under-voltage protection delay time 340 410 480 ms soft-start v ss-max maximum voltage v dd =15v 9.5 10.0 10.5 v i ss soft-start current 10 a pwm ilimit comparator v pwm-ilimit threshold voltage 0.95 1.00 1.05 v t pd delay to output 250 ns t pwm-bnk leading-edge blanking time 170 250 350 ns range (fan4801/1s/2/2l) v rms-l rms ac voltage low when v rms =1.95v at 132v rms 1.90 1.95 2.00 v v rms-h rms ac voltage high when v rms =2.45v at 150v rms 2.40 2.45 2.50 v vea low 1.90 1.95 2.00 v ea-l vea low (fan4801s) when v vea =1.95v at 30% loading, when v vea =2.80v at 60% loading 2.75 2.80 2.85 v vea high 2.40 2.45 2.50 v ea-h vea high (fan4801s) when v vea =2.45v at 40% loading, when v vea =3.35v at 70% loading 3.30 3.35 3.40 v i tc two-level current fbpfc two-level current 18 20 22 a
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 12 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination electrical characteristics (continued) v dd =15v, t a =25c, r t =6.8k ? , c t =1000pf unless noted operating specifications. symbol parameter conditions min. typ. max. units pwm output driver v gate-clamp gate output clamping voltage v dd =22v 13 15 17 v v gate-l gate low voltage v dd =15v; i o =100ma 1.5 v v gate-h gate high voltage v dd =13v; i o =100ma 8 v t r gate rising time v dd =15v; c l =4.7nf 30 60 120 ns t f gate falling time v dd =15v; c l =4.7nf 30 50 110 ns d pwm-max maximum duty cycle 49.0 49.5 50.0 % v pwm-ls pwm comparator level shift 1.3 1.5 1.8 v notes: 3. this parameter, although guaranteed by design, is not 100% production tested. 4. gain=k 5.3 (v rms 2 ) -1 ; k=( i sense i offset ) [i ac (v ea 0.7v)] -1 ; v ea (max.) =5.6v.
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 13 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination typical characteristics 0.0 2.0 4.0 6.0 8.0 10.0 12.0 14.0 16.0 18.0 20.0 -40 -25 -10 5 20 35 50 65 80 95 110 125 i dd-st (ua) 2.78 2.80 2.82 2.84 2.86 2.88 2.90 2.92 2.94 2.96 -40 -25 -10 5 20 35 50 65 80 95 110 125 i dd-op (ua) figure 7. i dd-st vs. temperature figure 8. i dd-op vs. temperature 10.8 10.9 11.0 11.1 11.2 11.3 11.4 -40 -25 -10 5 20 35 50 65 80 95 110 125 vth-on (v ) 1.3 1.4 1.5 1.6 1.7 1.8 1.9 2.0 -40 -25 -10 5 20 35 50 65 80 95 110 125 vth(v) figure 9. v th-on vs. temperature figure 10. v th vs. temperature 27.86 27.88 27.90 27.92 27.94 27.96 27.98 28.00 28.02 28.04 -40 -25 -10 5 20 35 50 65 80 95 110 125 v dd-ovp (v) 64.2 64.3 64.4 64.5 64.6 64.7 64.8 64.9 65.0 -40 -25 -10 5 20 35 50 65 80 95 110 125 f osc-fan4801/1s (khz) figure 11. v dd-ovp vs. temperature figure 12. f osc-fan4801/1s vs. temperature 128.4 128.6 128.8 129.0 129.2 129.4 129.6 129.8 130.0 -40 -25 -10 5 20 35 50 65 80 95 110 125 f osc-fan4802/2l (khz) 615 620 625 630 635 640 645 650 655 -40 -25 -10 5 20 35 50 65 80 95 110 125 t pfcd (ns) figure 13. f osc-fan4802/2l vs. temperature figure 14. t pfcd vs. temperature
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 14 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination typical characteristics 7.475 7.480 7.485 7.490 7.495 7.500 7.505 7.510 7.515 7.520 -40 -25 -10 5 20 35 50 65 80 95 110 125 v vref (v) 0 1 2 3 4 5 6 -40 -25 -10 5 20 35 50 65 80 95 110 125 v vref1 (mv) figure 15. v vref vs. temperature figure 16. v vref1 vs. temperature -0.02 0.00 0.02 0.04 0.06 0.08 0.10 0.12 0.14 0.16 0.18 0.20 -40 -25 -10 5 20 35 50 65 80 95 110 125 v vref2 (mv) 18.0 18.5 19.0 19.5 20.0 20.5 21.0 21.5 -40 -25 -10 5 20 35 50 65 80 95 110 125 i ref-max .(ma) figure 17. v vref2 vs. temperature figure 18. i ref-max. vs. temperature 2.730 2.732 2.734 2.736 2.738 2.740 2.742 -40 -25 -10 5 20 35 50 65 80 95 110 125 v pfc-ovp (v) 250.8 251.0 251.2 251.4 251.6 251.8 252.0 252.2 -40 -25 -10 5 20 35 50 65 80 95 110 125 v pfc-ovp (mv) figure 19. v pfc-ovp vs. temperature figure 20. v pfc-ovp vs. temperature 2.388 2.390 2.392 2.394 2.396 2.398 2.400 -40 -25 -10 5 20 35 50 65 80 95 110 125 v rd-fbpfc (v) 1.240 1.245 1.250 1.255 1.260 1.265 1.270 1.275 -40 -25 -10 5 20 35 50 65 80 95 110 125 v rd-fbpfc (v) figure 21. v rd-fbpfc vs. temperature figure 22. v rd-fbpfc vs. temperature
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 15 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination typical characteristics 2.488 2.490 2.492 2.494 2.496 2.498 2.500 2.502 -40 -25 -10 5 20 35 50 65 80 95 110 125 v ref (v) 71 72 72 73 73 74 -40 -25 -10 5 20 35 50 65 80 95 110 125 gm v (umho) figure 23. v ref vs. temperature figure 24. gm v vs. temperature 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 -40 -25 -10 5 20 35 50 65 80 95 110 125 v offset (mv) 78 80 82 84 86 88 90 92 94 -40 -25 -10 5 20 35 50 65 80 95 110 125 gm i (umho) figure 25. v offset vs. temperature figure 26. gm i vs. temperature 6.70 6.75 6.80 6.85 6.90 6.95 7.00 7.05 7.10 -40 -25 -10 5 20 35 50 65 80 95 110 125 gain2 5.4 5.5 5.6 5.7 5.8 5.9 6.0 6.1 -40 -25 -10 5 20 35 50 65 80 95 110 125 rmul(k ? ) figure 27. gain2 vs. temperature figure 28. rmul vs. temperature -1.1825 -1.1820 -1.1815 -1.1810 -1.1805 -1.1800 -1.1795 -1.1790 -1.1785 -1.1780 -1.1775 -40 -25 -10 5 20 35 50 65 80 95 110 125 v pfc-ilimit (v) 250 255 260 265 270 275 280 285 290 295 -40 -25 -10 5 20 35 50 65 80 95 110 125 v pk (mv) figure 29. v pfc-ilimit vs. temperature figure 30. v pk vs. temperature
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 16 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination typical characteristics 1.002 1.003 1.004 1.005 1.006 1.007 1.008 1.009 1.010 -40 -25 -10 5 20 35 50 65 80 95 110 125 v pwm-ilimit (v) 9.1 9.2 9.3 9.4 9.5 9.6 9.7 9.8 9.9 10.0 10.1 -40 -25 -10 5 20 35 50 65 80 95 110 125 i ss (ua) figure 31. v pwm-ilimit vs. temperature figure 32. i ss vs. temperature 1.038 1.039 1.040 1.041 1.042 1.043 1.044 1.045 1.046 1.047 1.048 -40 -25 -10 5 20 35 50 65 80 95 110 125 v rms-uvp (v) 862.0 862.5 863.0 863.5 864.0 864.5 865.0 865.5 866.0 866.5 867.0 867.5 -40 -25 -10 5 20 35 50 65 80 95 110 125 v rms-uvp (mv) figure 33. v rms-uvp vs. temperature figure 34. v rms-uvp vs. temperature 1.931 1.932 1.933 1.934 1.935 1.936 1.937 1.938 1.939 1.940 -40 -25 -10 5 20 35 50 65 80 95 110 125 v rms-l (v) 2.435 2.436 2.437 2.438 2.439 2.440 2.441 2.442 2.443 2.444 2.445 2.446 -40 -25 -10 5 20 35 50 65 80 95 110 125 v rms-h (v) figure 35. v rms-l vs. temperature figure 36. v rms-h vs. temperature 1.928 1.930 1.932 1.934 1.936 1.938 1.940 1.942 -40 -25 -10 5 20 35 50 65 80 95 110 125 v ea-l (v) 2.424 2.426 2.428 2.430 2.432 2.434 2.436 -40 -25 -10 5 20 35 50 65 80 95 110 125 v ea-h (v) figure 37. v ea-l vs. temperature figure 38. v ea-h vs. temperature
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 17 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination typical characteristics 13.9 14.0 14.1 14.2 14.3 14.4 14.5 14.6 14.7 -40 -25 -10 5 20 35 50 65 80 95 110 125 v gate-clamp-pfc (v) 13.6 13.7 13.8 13.9 14.0 14.1 14.2 14.3 14.4 -40 -25 -10 5 20 35 50 65 80 95 110 125 v gate-clamp-pwm (v) figure 39. v gate-clamp-pfc vs. temperature figure 40. v gate-clamp-pwm vs. temperature 95.88 95.90 95.92 95.94 95.96 95.98 96.00 96.02 96.04 96.06 -40 -25 -10 5 20 35 50 65 80 95 110 125 d pfc-max (%) 49.50 49.55 49.60 49.65 49.70 49.75 49.80 -40 -25 -10 5 20 35 50 65 80 95 110 125 d pwm-max (%) figure 41. d pfc-max vs. temperature figure 42. d pwm-max vs. temperature 19.4 19.6 19.8 20.0 20.2 20.4 20.6 20.8 21.0 -40 -25 -10 5 20 35 50 65 80 95 110 125 i tc (ua) 1.430 1.435 1.440 1.445 1.450 1.455 1.460 -40 -25 -10 5 20 35 50 65 80 95 110 125 v pwm-ls (v) figure 43. i tc vs. temperature figure 44. v pwm-ls vs. temperature
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 18 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination functional description the FAN4800A/c and fan4801/1s/2/2l consist of an average current controlled, continuous boost power factor correction (pfc) front-end and a synchronized pulse width modulator (pwm) back-end. the pwm can be used in current or voltage mode. in voltage mode, feed forward from the pfc output bus can be used to improve the line regulation of pwm. in either mode, the pwm stage uses conventional trailing-edge, duty-cycle modulation. this proprietary leading/trailing edge modulation results in a higher usable pfc error amplifier bandwidth and can significantly reduce the size of the pfc dc bus capacitor. the synchronization of the pwm with the pfc simplifies the pwm compensation due to the controlled ripple on the pfc output capacitor (the pwm input capacitor). the pwm section of the FAN4800A, fan4801/1s operates at the same frequency as the pfc; and fan4800c, fan4802/2l operates at double with pfc. in addition to power factor correction, a number of protection features are built into this series. they include soft-start, pfc over-voltage protection, peak current limiting, brownout prot ection, duty cycle limiting, and under-voltage lockout (uvlo). gain modulator the gain modulator is the heart of the pfc, as the circuit block controls the response of the current loop to line voltage waveform and frequency, rms line voltage, and pfc output voltages. there are three inputs to the gain modulator: 1. a current representing the instantaneous input voltage (amplitude and wave shape) to the pfc. the rectified ac input sine wave is converted to a proportional current via a resistor and is fed into the gain modulator at iac. sampling current in this way minimizes ground noise, required in high-power, switching-power conversion environments. the gain modulator responds linearly to this current. 2. a voltage proportional to the long-term rms ac line voltage, derived from the rectified line voltage after scaling and filtering. this signal is presented to the gain modulator at vrms. the output of the gain modulator is inversely proportional to v rms (except at unusually low values of v rms , where special gain contouring takes over to limit power dissipation of the circuit components under brownout conditions). 3. the output of the voltage error amplifier, v ea . the gain modulator responds linearly to variations in this voltage. the output of the gain modulator is a current signal, in the form of a full wave rectified sinusoid at twice the line frequency. this current is applied to the virtual ground (negative) input of the current error amplifier. in this way, the gain modulator forms the reference for the current error loop and ultimately controls the instantaneous current draw of the pfc from the power line. the general form of the output of the gain modulator is: k v v i i rms ea ac gainmod ? = 2 ) 7 . 0 ( (1) note that the output current of the gain modulator is limited around 159 a and the maximum output voltage of the gain modulator is limited to 159 a x 5.7k=0.906v. this 0.906v also determines the maximum input power. however, i gainmod cannot be measured directly from i sense . i sense = i gainmod ? i offset and i offset can only be measured when v ea is less than 0.5v and i gainmod is 0a. typical i offset is around 31 a ~ 48 a. selecting r ac for iac pin the iac pin is the input of the gain modulator and also a current mirror input and requires current input. selecting a proper resistor r ac provides a good sine wave current derived from the line voltage and helps program the maximum input power and minimum input line voltage. r ac = v in peak x 56k ? . for example, if the minimum line voltage is 75v ac , the r ac = 75 x 1.414 x 56k ? =6m ? . current amplifier error, iea the current error amplifier?s output controls the pfc duty cycle to keep the average current through the boost inductor a linear function of the line voltage. at the inverting input to the current error amplifier, the output current of the gain modulator is summed with a current, which results in a negative voltage being impressed upon the isense pin. the negative voltage on isense represents the sum of all currents flowing in the pfc circuit and is typically derived from a current sense resistor in series with the negative terminal of the input bridge rectifier. the inverting input of the current error amplifier is a virtual ground. given this fact, and the arrangement of the duty cycle modulator polarities internal to the pfc, an increase in positive current from the gain modulator causes the output stage to increase its duty cycle until the voltage on isense is adequately negative to cancel this increased current. similarly, if the gain modulator?s output decreases, the output duty cycle decreases to achieve a less negative voltage on the isense pin. pfc cycle-by-cycle current limiter as well as being a part of the current feedback loop, the isense pin is a direct input to the cycle-by-cycle current limiter for the pfc section. if the input voltage at this pin is less than -1.15v, the output of the pfc is disabled until the protection flip-flop is reset by the clock pulse at the start of the next pfc power cycle.
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 19 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination trifault detect? to improve power supply reliability, reduce system component count, and simplify compliance to ul 1950 safety standards, the FAN4800A/c, fan4801/1s/2/2l includes trifault detect. this feature monitors fbpfc for certain pfc fault conditions. in a feedback path failure, the output of the pfc could exceed safe operating limits. with such a failure, fbpfc exceeds its normal operating area. should fbpfc go too low, too high, or open, trifault detect senses the error and terminates the pfc output drive. trifault detect is an entirely internal circuit. it requires no external components to serve its protective function. pfc over-voltage protection in the FAN4800A/c, fan4801/1s/2/2l, the pfc ovp comparator serves to prot ect the power circuit from being subjected to excessive voltages if the load changes suddenly. a resistor divider from the high- voltage dc output of the pfc is fed to fbpfc. when the voltage on fbpfc exceeds 2.75v, the pfc output driver is shut down. the pwm section continues to operate. the ovp comparator has 250mv of hysteresis and the pfc does not restart until the voltage at fbpfc drops below 2.50v. v dd ovp can also serve as a redundant pfc ovp protection. v dd ovp threshold is 28v with 1v hysteresis. selecting pfc r sense r sense is the sensing resistor of the pfc boost converter. during the steady state, line input current x r sense equals i gainmod x 5.7k ? . at full load, the average v ea needs to around 4.5v and ripple on the v ea needs to be less than 400mv. choose the resistance of the sensing resistor: power input line v gain i k r in ac sense ? ? = ) 7 . 0 6 . 5 ( 2 2 7 . 5 ) 7 . 0 5 . 4 ( (2) where 5.6 is v ea maximum output. pfc soft-start pfc startup is controlled by v ea level. before fbpfc voltage reaches 2.4v, the v ea level is around 2.8v. at 90v ac , the pfc soft-start time is 90ms. pfc brownout the ac uvp comparator monitors the ac input voltage. the FAN4800A/c, fan4801/1s/2 disables opfc when the vrms is less than 1.05v and continues 500ms. the vrms threshold low voltage of fan4802l is 0.9v, which is different from the fan4802. error amplifier compensation the pwm loading of the pfc can be modeled as a negative resistor because an increase in the input voltage to the pwm causes a decrease in the input current. this response dictates the proper compensation of the two transconductance error amplifiers. figure 45 shows the types of compensation networks most commonly used for the voltage and current error amplifiers, al ong with their respective return points. the current-loop compensation is returned to v ref to produce a soft-start characteristic on the pfc: as the reference voltage increases from 0v, it creates a differentiated voltage on i ea , which prevents the pfc from immediately demanding a full duty cycle on its boost converter. complete design is referred in application note an-6078sc. there is an rc filter between r sense and isense pin. there are two reasons to add a filter at the isense pin: 1. protection: during startup or inrush current conditions, there is a large voltage across r sense , which is the sensing resistor of the pfc boost converter. it requires the i sense filter to attenuate the energy. 2. to reduce l, the boost inductor: the i sense filter also can reduce the boost inductor value since the i sense filter behaves like an integrator before the isense pin, which is the input of the current error amplifier, i ea . the i sense filter is an rc filter. the resistor value of the i sense filter is between 100 ? and 50 ? because i offset x r filter can generate a negative offset voltage of iea. selecting an r filter equal to 50 ? keeps the offset of the i ea less than 3mv. design the pole of i sense filter at f pfc /6, one sixth of the pfc switching frequency, so the boost inductor can be reduced six times without disturbing the stability. the capacitor of the i sense filter, c filter , is approximately 100nf. 2.5v gmv 15 fbpfc vea r v1 c v2 c v1 r f1 r f2 pfc output gain modulator rmul rmul gmi iea 1 3 r i1 c i2 c i1 v ref isense v(t) i mo 4 vrms 2 iac 16 r filter c filter r sense figure 45. compensation network connection for the voltage and current error amplifiers
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 20 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination two-level pfc function to improve the efficiency, the system can reduce pfc switching loss at low line and light load by reducing the pfc output voltage. the two-level pfc output of fan4801/1s/2/2l can be programmable. as figure 46 shows, fan4801/1s/2/2l detect vea pin and vrms pin to determine the system operates low line and light load or not. at the second-level pfc, there is a current of 20a through r f2 from fbpfc pin. so the second-level pfc output voltage can be calculated as. ) 20 5 . 2 ( 2 2 2 1 f f f f r a v r r r output ? + ? (3) for example, if the second-level pfc output voltage is expected as 300v and normal voltage is 387v, according to the equation, r f2 is 28k ? r f1 is 4.3m ? . the programmable range of second level pfc output voltage is 340v ~ 300v. 2.5v gmv 15 fbpfc vea 16 r f1 r f2 pfc output 20a v dd vrms range 4 figure 46. two-level pfc scheme oscillator (r t /c t ) the oscillator frequency is determined by the values of r t and c t , which determine the ramp and off-time of the oscillator output clock: / / 1 rt ct rt ct dead f tt = + (4) the dead time of the oscillator is derived from the following equation: ? ? ? ? ? ? ? ? ? ? = 8 . 3 1 / ref ref t t ct rt v v in r c t (5) at v ref =7.5v and t rt/ct =c t x r t x 0.56. the dead time of the oscillator is determined using: 2.8 360 7.78 dead t t v tcc ma == (6) the dead time is so small (t rt/ct >>t dead ) that the operating frequency can typically be approximated by: / / 1 rt ct rt ct f t = (7) pulse width modulator (pwm) the operation of the pwm section is straightforward, but there are several points that should be noted. foremost among these is the inherent synchronization of pwm with the pfc section of the device, from which it also derives its basic timing. the pwm is capable of current-mode or voltage-mode operation. in current- mode applications, the pwm ramp (ramp) is usually derived directly from a curr ent sensing resistor or current transformer in the prim ary of the output stage. it is thereby representative of the current flowing in the converter?s output stage. i limit , which provides cycle-by- cycle current limiting, is typically connected to ramp in such applications. for voltage-mode operation and certain specialized applications, ramp can be connected to a separate rc timing network to generate a voltage ramp against which fbpwm is compared. under these conditions, the use of voltage feed-forward from the pfc bus can assist in line regulation accuracy and response. as in current-mode operation, the i limit input is used for output stage over-current protection. no voltage error amplifier is included in the pwm stage, as this function is generally performed on the output side of the pwm?s isolation boundary. to facilitate the design of opto- coupler feedback circuitry, an offset has been built into the pwm?s ramp input that allows fbpwm to command a 0% duty cycle for input voltages below typical 1.5v. pwm cycle-by-cycle current limiter the ilimit pin is a direct input to the cycle-by-cycle current limiter for the pwm section. should the input voltage at this pin ever exceed 1v, the output flip-flop is reset by the clock pulse at the start of the next pwm power cycle. when the i limit triggers the cycle-by-cycle bi-cycle current, it limits the pwm duty cycle mode and the power dissipation is reduced during the dead-short condition. v in ok comparator the v in ok comparator monitors the dc output of the pfc and inhibits the pwm if the voltage on fbpfc is less than its nominal 2.4v. once the voltage reaches 2.4v, which corresponds to the pfc output capacitor being charged to its rated boost voltage, the soft-start begins. pwm soft-start (ss) pwm startup is controlled by selection of the external capacitor at soft-start. a current source of 10a supplies the charging current for the capacitor and startup of the pwm begins at 1.5v.
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 21 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination pwm control (ramp) when the pwm section is used in current mode, ramp is generally used as the sampling point for a voltage, representing the current in the primary of the pwm?s output transformer. the voltage is derived either from a current sensing resistor or a current transformer. in voltage mode, ramp is the input for a ramp voltage generated by a second set of timing components (r ramp , c ramp ) that have a minimum value of 0v and a peak value of approximately 6v. in voltage mode, feed forward from the pfc output bus is an excellent way to derive the timing ramp for the pwm stage. generating v dd after turning on the FAN4800A/c, fan4801/1s/2/2l at 11v, the operating voltage can vary from 9.3v to 28v. the threshold voltage of the v dd ovp comparator is 28v and its hysteresis is 1v. when v dd reaches 28v, opfc is low, and the pwm section is not disturbed. there are two ways to generate v dd : use auxiliary power supply around 15v or use bootstrap winding to self-bias the FAN4800A/c, fan4801/1s/2/2l system. the bootstrap winding can be taped from the pfc boost choke or the transformer of the dc-to-dc stage. leading/trailing modulation conventional pwm techniques employ trailing-edge modulation, in which the switch turns on right after the trailing edge of the system clock. the error amplifier output is then compared with the modulating ramp up. the effective duty cycle of the trailing edge modulation is determined during the on-time of the switch. in the case of leading-edge modulation, the switch is turned off exactly at the leading edge of the system clock. when the modulating ramp reaches the level of the error amplifier output voltage, the switch is turned on. the effective duty-cycle of the leading-edge modulation is determined during off-time of the switch.
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 22 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination physical dimensions 16 9 8 1 notes: unless otherwise specified a this package conforms to jedec ms-001 variation bb b) all dimensions are in millimeters. d) conforms to asme y14.5m-1994 e) drawing file name: n16erev1 19.68 18.66 6.60 6.09 c) dimensions are exclusive of burrs, mold flash, and tie bar protrusions 3.42 3.17 3.81 2.92 (0.40) 2.54 17.78 0.58 0.35 1.78 1.14 5.33 max 0.38 min 8.13 7.62 0.35 0.20 15 0 8.69 a a top view side view figure 47. 16-pin dual in-line package (dip) package drawings are provided as a service to customers considering fairchild components. drawings may change in any manner without notice. please note the revision and/or date on the drawing and contact a fairchild semiconductor representative to ver ify or obtain the most recent revision. package specifications do not expand the terms of fairchild?s worldwide terms and condition s, specifically the warranty therein, which covers fairchild products. always visit fairchild semiconductor?s online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ .
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 23 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination physical dimensions (continued) figure 48. 16-pin small outline package (soic) package drawings are provided as a service to customers considering fairchild components. drawings may change in any manner without notice. please note the revision and/or date on the drawing and contact a fairchild semiconductor representative to ver ify or obtain the most recent revision. package specifications do not expand the terms of fairchild?s worldwide terms and condition s, specifically the warranty therein, which covers fairchild products. always visit fairchild semiconductor?s online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ .
? 2008 fairchild semiconductor corporation www.fairchildsemi.com FAN4800A/c, fan4801/1s/2/2l ? rev. 1.0.2 24 FAN4800A/c, fan4801/1s/2/2l ? pfc/pwm controller combination

▲Up To Search▲

Price & Availability of FAN4800A

	To Download FAN4800A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .